


FIG. 1A



**FIG. 1B**




FIG. 2A






FIG. 2B




**FIG. 3**




**FIG. 4**

Simultaneously Selected State for Regi WL and Spare WL




Title: MEMORY CIRCUIT WITH REDUNDANT CONFIGURATION  
 Inventor: TSUKIDATE, et al.  
 Application No. Unknown  
 Docket No. 108066-00100

**FIG. 5** Redundancy Address is Matched




Title: MEMORY CIRCUIT WITH REDUNDANT CONFIGURATION  
 Inventor: TSUKIDATE, et al.  
 Application No. Unknown  
 Docket No. 108066-00100


**FIG. 6**  
Redundancy Address is Mismatched



**FIG. 7** Vertical Block Select Signal Buffer Circuit




**FIG. 8**




**FIG. 9**

Redundancy Judgment Circuit




Local X Decoder  
**FIG. 10**




**FIG. 11**

Boost Power Supply Distribution Circuit



Title: MEMORY CIRCUIT WITH REDUNDANT  
CONFIGURATION  
Inventor: TSUKIDATE, et al.  
Application No. Unknown  
Docket No. 108066-00100

FIG. 12



Title: MEMORY CIRCUIT WITH REDUNDANT  
CONFIGURATION  
Inventor: TSUKIDATE, et al.  
Application No. Unknown  
Docket No. 108066-00100

FIG. 13A





FIG. 13B



Title: MEMORY CIRCUIT WITH REDUNDANT  
CONFIGURATION  
Inventor: TSUKIDATE, et al.  
Application No. Unknown  
Docket No. 108066-00100

FIG. 14

